EventoWeb
Zürcher Hochschule für Angewandte Wissenschaften
[
German (Switzerland)
German (Switzerland)
] [
English
English
]
Not registered
[home]
[Login]
[Print]
Navigation
Kontakt zu Service Desk
Online-Dokumentation
Allgemeiner Zugriff
Module suchen
t.BA.XX.CT2.10HS (Computer Engineering 2)
Module: Computer Engineering 2
This information was generated on: 30 November 2023
No.
t.BA.XX.CT2.10HS
Title
Computer Engineering 2
Organised by
T InES
Credits
4
Description
Version: 7.0 start 01 February 2022
Short description
The module covers memory hierarchies and their implications for software. Students also learn the features and application of basic peripheral devices of microcontrollers. Specific emphasis is placed on software techniques for structuring embedded programs and controlling program flow.
Module coordinator
Rüst Andreas (ruan)
Learning objectives (competencies)
Objectives
Competences
Taxonomy levels
After the course, students are able to understand the organization and the functionality of a microcontroller. They can interpret timing diagrams of a system bus, understand address decoding and are able to write programs that access control and status registers.
F,M
K2, K3
Students are able to give an overview of the major types of memory. Moreover, they are able to connect external memory device and to explain a typical memory hierarchy. They can explain the functionality of caches and virtual memory and can assess the implications on software.
F,M
K2, K3
For microcontrollers, students can describe the features and functions of basic peripheral devices. Moreover, they can use such devices in their own programs - either directly or with a Hardware Abstraction Layer. In addition, students can access external peripheral devices through serial communication (UART, SPI, I2C).
F,M
K2, K3
Students are familiar with basic concepts for sequential control of program flow. They can model and implement a task as a software state-machine. They can discuss methods to detect events and can analyze them with regard to performance and latency.
F,M
K2, K3, K4
Module contents
The module covers the expansion of a processor to a complete computer system. On the one hand, this comprises memory hierarchies, cache and virtual memory including their implications on software. On the other hand, students learn the the features and application of basic peripheral devices of microcontrollers. Specific emphasis is placed on software techniques to structure embedded programs and to control program flow.
From processor to system
Organization of a microcontroller
Functionality of a system bus
Memory map and address decoding
Functionality and application of control- and status registers
Memory hierarchies
Memory technologies: Volatile (SRAM, DRAM) vs. non-volatile (ROM, Flash, EEPROM)
Connecting external memory devices
Memory hierarchies
Cache: Temporal and Spatial Locality, implications on software
Virtual Memory, Paging
Application of peripheral devices
Connecting IOs through GPIO
Serial data transfer: UART / SPI / I2C
Timer / Counter and their application
Analog Digital Converter (ADC)
Hardware Abstraction
Ablaufsteuerung von Programmen
Structuring of a program into modules
Software State-Machines (State-Event Model)
Detection of events: Polling vs. interrupt-driven IO
Interrupt performance and latency
Threads und scheduling
Hardware oriented programming labs for a target system
Working with Cross-Compiler, Linker, Loader and Debugger
Teaching materials
Available in Moodle:
Slides
Lab descriptions
Exercises
Data sheets und user manual
Supplementary literature
Prerequisites
Successfully completed CT1
Teaching language
(X) German ( ) English
Part of International Profile
( ) Yes (X) No
Module structure
Type 3a
For more details please click on this link:
T_CL_Modulauspraegungen_SM2025
Exams
Description
Type
Form
Scope
Grade
Weighting
Graded assignments during teaching semester
mid-term exam
labs
written (paper or moodle)
Programming exercises
45min
12 instances
graded
graded according to lecturer
15%
15%
End-of-semester exam
exam
written (paper or moodle)
90 min
graded
70%
Remarks
Mandatory mid-term exam:
dates according to course schedule
missed exams:
dispensation in advance possible for justified cases
afterwards only with medical certificate
resit can be an oral exam
missed exams without dispensation will receive a 1.0 grade
Labs
grading based on presence and number of solved labs
lab solutions (programs) have to be presented and explained to the lecturer
Semester end exam
written exam / moodle, 90 minutes
open book
covers the subjects from lectures and labs
Legal basis
The module description is part of the legal basis in addition to the general academic regulations. It is binding. During the first week of the semester a written and communicated supplement can specify the module description in more detail.
Note
Additional available versions:
1.0 start 01 August 2013
,
2.0 start 01 February 2015
,
3.0 start 01 August 2017
,
6.0 start 01 August 2019
Course: Computertechnik 2 - Praktikum
No.
t.BA.XX.CT2.10HS.P
Title
Computertechnik 2 - Praktikum
Note
No module description is available in the system for the cut-off date of 01 August 2099.
Course: Computertechnik 2 - Vorlesung
No.
t.BA.XX.CT2.10HS.V
Title
Computertechnik 2 - Vorlesung
Note
No module description is available in the system for the cut-off date of 01 August 2099.